基于FPGA的多通道实时地震勘探采集系统设计Design of multi-channel real-time seismic exploration acquisition system based on FPGA
李科,陈紫强,谢跃雷
摘要(Abstract)：
针对目前地震勘探采集系统通道数少、实时性差,造成地质勘探工作效率低和勘探成本增加的问题,设计一款基于FPGA的多通道实时地震勘探采集系统,可实现地震勘探中地震波信号的48通道实时采集。该系统以FPGA为主控核心,6块8通道24位高动态范围的Δ-Σ型ADC芯片对地震波信号进行多通道采集,在采集过程中,利用IP核控制2 Gb的高速DDRⅡSDRAM存储器对采集数据实时存储,采集完成通过RS 485串口通信实现远距离数据传输。实验测试结果表明,该地震勘探系统具备48通道实时采集能力,具有存储容量大、实时性好、系统稳定的特点。
关键词(KeyWords)： FPGA;DDRⅡ SDRAM;地震勘探;远距离数据传输;多通道采集;实时存储
基金项目(Foundation): 广西自然科学基金项目(2013GXNSFFA019004,2014JJAA70068);; 广西教育厅重点项目(ZD2014052)~~
作者(Author): 李科,陈紫强,谢跃雷
DOI: 10.16652/j.issn.1004-373x.2018.09.006
参考文献(References)：
- [1]武喜尊,赵镨.中国煤炭地震勘探技术发展[J].中国煤田地质,2003,15(6):51-55.WU X Z,ZHAO P.Development of coal seismic exploration technology in China[J].Coal geology of China,2003,15(6):51-55.
- [2]倪宇东关,王井富,马涛,等.可控震源地震采集技术的进展[J].石油地球物理勘探,2011,46(3):349-356.NI Y D G,WANG J F,MA T,et al.Progress in seismic acquisition technology of vibroseis[J].Geophysical exploration of petroleum,2011,46(3):349-356.
- [3]张晓琴,罗隆.基于FPGA的6通道同步数据采集系统研究[J].煤炭技术,2010,29(5):38-40.ZHANG X Q,LUO L.Research of 6-channel synchronous data acquisition system based on FPGA[J].Coal technology,2010,29(5):38-40.
- [4]肖积涛,马幼鸣,周鸣争,等.基于FPGA的高速数据采集系统的设计与实现[J].计算机技术与发展,2012,22(6):217-220.XIAO J T,MA Y M,ZHOU M Z,et al.Design and implementation of high speed data acquisition system based on FPGA[J].Computer technology and development,2012,22(6):217-220.
- [5]Altera.Cyclone IV_handbook[EB/OL].[2009-01-23].https://www.altera.com.cn/products/fpga/cyclone-series/cyclone-iv/overview.html.
- [6]孙娴,罗桂娥.一种高精度地震勘探数据采集系统的设计与实现[J].计算机测量与控制,2008,16(6):881-883.SUN X,LUO G E.Design and implementation of a high precision data acquisition system for seismic exploration[J].Computer measurement and control,2008,16(6):881-883.
- [7]TI.ADS1278_datasheet[EB/OL].[2010-05-07].http://www.ti.com/product/ads1278.
- [8]JEDEC Solid State Technology Association.JESD79-2F:DDR2SDRAM specification[S].Arlington:JEDEC Solid State Technology Association,2009.
- [9]Altera.External memory interface handbook[EB/OL].[2015-11-04].https://www.altera.com/support/support-resources/externalmemory.html.
- [10]陈平,张春,张一山,等.DDR2 SDRAM控制器IP功能测试与FPGA验证[J].微电子学,2016,46(2):251-254.CHEN P,ZHANG C,ZHANG Y S,et al.DDR2 SDRAM controller IP function test and FPGA verification[J].Microelectronics,2016,46(2):251-254.
- [11]Altera.DDR and DDR2 SDRAM controllers with ALTMEMPHY IP user guide[EB/OL].[2011-03-25].https://www.altera.com/bin/search?q=DR+and+DDR2+SDRAM+controllers&client=www&output=xml_no_dtd&proxystylesheet=www&ie=UTF-8&sort=date%3AD%3AL%3Ad1&entqr=3&entsp=a&oe=UTF-8&ud=1&getfields=*&entqrm=0&site=www&mainsite=&access=p.