华猛,黄伟军,刘传洋,吴晨辉

• 1:苏州科技大学
• 2:苏州市智能测控工程技术研究中心

摘要(Abstract)：

提出一种8421BCD码输入的CMOS数/模转换器。数/模转换器输入采用8421BCD码并行数字码输入方式,输出采用模拟电压输出的方式,内部电阻网络根据8421BCD码特点进行特殊设计;锁存电路采用时钟控制,极大地抑制毛刺干扰。电路设计是基于0.35μm CMOS工艺,经HSpice软件和Cadence软件仿真表明,电路工作在3.3 V电压下,8421BCD码数/模转换器的积分非线性误差(INL)最大为-0.48 LSB和微分非线性误差(DNL)最大为-0.39 LSB,优值(FOM)最大为3.96,电路功耗为0.97 m W。

关键词(KeyWords)： 8421BCD码;数/模转换器;CMOS;内部电阻网络;时钟控制;HSpice

Abstract:

Keywords:

基金项目(Foundation): 省建设厅系统科技项目(2014JH12);; 住房和城乡建设部科技项目(2014-K8-050)~~

作者(Author): 华猛,黄伟军,刘传洋,吴晨辉

DOI: 10.16652/j.issn.1004-373x.2018.16.007

参考文献(References)：

• [1]XIE L,SU J,LIU J,et al.Energy-efficient capacitor-splitting DAC scheme with high accuracy for SAR ADCs[J].Electronics letters,2015,51(6):460-462.
• [2]SEO D.A heterogeneous 16-bit DAC using a replica compensation[J].IEEE transactions on circuits and systems I:regular papers,2008,55(6):1455-1463.
• [3]蔡舟,张涛.一种不同缩放类型组合的低功耗DAC[J].微电子学,2016,46(6):726-730.CAI Zhou,ZHANG Tao.A low power DAC with different scaling types of combination[J].Microelectronics,2016,46(6):726-730.
• [4]MARCHE D,SAVARIA Y.Modeling R-2R segmented-ladder DACs[J].IEEE transactions on circuits and systems I:regular papers,2010,57(1):31-43.
• [5]MARCHE D,SAVARIA Y,GAGNON Y.An improved switch compensation technique for inverted R-2R ladder DACs[J].IEEE transactions on circuits&systems I:regular papers,2009,56(6):1115-1124.
• [6]黄兴发,赵建明,邹铮贤.一种10 bit电流型DAC电流源晶体管的抗失配设计[J].现代电子技术,2006,29(8):110-112.HUANG Xingfa,ZHAO Jianming,ZOU Zhengxian.A mismatching tolerant switching scheme for a 10-bit current-steering DAC[J].Modern electronics technique,2006,29(8):110-112.
• [7]GADDAM R S,LEE K S,KWON C K.A 10-bit dual-plate sampling DAC with capacitor reuse on-chip reference voltage generator[J].Microelectronics journal,2013,44(6):511-518.
• [8]李娅,万辉.一种新颖的R-2R电阻网络[J].微电子学,2014,44(6):727-730.LI Ya,WAN Hui.A new R-2R resistor network[J].Microelectronics,2014,44(6):727-730.
• [9]宋立双.对8421BCD码D/A转换器的进一步认识[J].电测与仪表,1997(9):54.SONG Lishuang.A further understanding of the 8421BCD code D/A converter[J].Electrical measurement&instrumentation,1997(9):54.
• [10]陈龙,樊晓桠.BCD码和二进制码转换的硬件实现[J].微电子学与计算机,2005,22(4):42-44.CHEN Long,FAN Xiaoya.Hardware converter between binary and BCD[J].Microelectronics&computer,2005,22(4):42-44.
• [11]JUANG T B,CHIU Y M.Fast binary to BCD converters for decimal communications using new recoding circuits[C]//Proceedings of International Symposium on Integrated Circuits.Singapore:IEEE,2015:188-191.
• [12]BHATTACHARYA J,GUPTA A,SINGH A.A high performance binary TO BCD converter for decimal multiplication[C]//Proceedings of International Symposium on VLSI Design Automation and Test.Taiwan:IEEE,2010:315-318.
• [13]AL-KHALEEL O,AL-QUDAH Z,Al-KHALEEL M,et al.Fast and compact binary-to-BCD conversion circuits for decimal multiplication[C]//Proceedings of IEEE 29th International Conference on Computer Design.Amherst:IEEE,2011:226-231.
• [14]BAEK S Y,LEE J K,RYU S T.An 88-d B Max-SFDR 12-bit SAR ADC with speed-enhanced ADEC and dual registers[J].IEEE transactions on circuits&systems II:express briefs,2013,60(9):562-566.
• [15]GADDAM R S,LEE K S,KWON C K.A 10-bit dual-plate sampling DAC with capacitor reuse on-chip reference voltage generator[J].Microelectronics journal,2013,44(6):511-518.
• [16]LIOU C Y,HSIEH C C.A 2.4-to-5.2 f J/conversion-step 10b0.5-to-4 MS/s SAR ADC with charge-average switching DAC in 90 nm CMOS[C]//Proceedings of IEEE International SolidState Circuits Conference Digest of Technical Papers.San Francisco:IEEE,2013:280-281.